PCT/IB2003/002738 WO 2004/001824

12

CLAIMS:

Method for manufacturing on a substrate a semiconductor device with a 1. floating-gate and a control-gate, comprising the steps of:

- first forming isolation zones in the substrate,
- thereafter forming a floating gate on the substrate between two isolation
- 5 zones,

15

20

25

- thereafter extending the floating gate using conductive spacers, and
- thereafter forming a control gate over the floating gate and the conductive spacers.
- Method according to claim 1, wherein the step of forming the floating gate 10 2. comprises:
 - providing the floating gate on the substrate, the floating gate having two opposite walls located above the isolation zones,
 - forming a recess in the isolation zones under the opposite walls of the floating gate.
 - Method according to claim 2, wherein the step of providing the floating gate, 3. comprises:
 - depositing a floating gate layer
 - forming slits in the floating gate layer, thus forming the opposite walls of the floating gate.
 - Method according to claim 2, wherein the step of extending the floating gate 4. comprises depositing a conductive layer on the opposite walls of the floating gate and on the walls of the recess in the isolation zones.
 - Method according to claim 4, wherein the step of depositing a conductive 5. layer on the opposite walls of the floating gate and on the walls of the recesses in the isolation zones comprises:

5

10

15

20

25

30

- depositing a conductive layer over the floating gate and in the recesses in the isolation zones - etching the conductive layer. Method according to claim 1, further comprising a step of forming a dielectric 6. layer on the floating gate and on the conductive spacers before forming the control gate. Method according to claim 1, wherein the isolation zones are shallow trench 7. isolation (STI) zones. Method according to claim 1, wherein the isolation zones are LOCOS regions. 8. Method according to claim 2, wherein a recess in an isolation zone is formed 9. by etching. Method according to claim 1, comprising the step of providing a tunnel oxide 10. between the semiconductor substrate and the floating gate. Method according to claim 1, wherein the step of forming the control gate 11. comprises: - depositing a control gate layer, and - patterning the control gate layer to form the control gate. Method according to claim 1, wherein the conductive spacers are polysilicon 12. spacers. Semiconductor device with a floating-gate to control-gate coupling ratio, 13. comprising: - a substrate with a planar surface, - two isolation zones in the substrate in the planar surface,
 - a floating gate on the substrate between two isolation zones, the floating gate having two side walls extending vertically with respect to the planar surface of the substrate, the walls having a height as measured from the planar surface,

PCT/IB2003/002738

- conductive spacers extending the floating gate from each wall laterally with respect to the planar surface, the conductive spacers extending vertically with respect to the planar surface at least over the height of the floating gate side walls, and
- a control gate extending laterally with respect to the planar surface over the floating gate and the conductive spacers.

WO 2004/001824

10

- 14. Semiconductor device according to claim 13, wherein the conductive spacers furthermore extend vertically with respect to the planar surface over a supplementary height in a recess below the surface.
- 15. An array of semiconductor devices of any of claims 13 or 14, wherein there is a sub-lithographic slit between floating gates of adjacent semiconductor devices.
- 16. A non-volatile memory including the semiconductor device according to any of the claims 13 or 14.
 - 17. The non-volatile memory according to claim 16, wherein the memory is a flash memory.
- 20 18. The non-volatile memory according to claim 16, wherein the memory is an EEPROM.